Pin Selection For CPLD
Remember the JTAG programming pins
Join the CPLDs in the same JTAG Daisy Chain for board debug
The Xilinx CPLD JTAG cable has 4mA drive, be sure to buffer the JTAG Signals if more than 5 devices in chain
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â