Assigning Global Nets Manually in VHDL or Verilog

In VHDL or Verilog designs, apply the BUFG attribute to an input pad or internal net in the UCF file using the following syntax:

NET net_name BUFG=CLK|OE|SR;