Turbo MegaWizard

Bit width for soft decision values (3 to 8)

Pipeline delay for external memory accesses (2 to 6)

• separate values for parity and alpha memories

Dual information memory banks

• Increase throughput

• Unload data from previous block and load data for next block while decoding current block

• User needs to implement dual parity memory banks

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기