Features (Continued)

• Supports coefficient widths from 4 to 32 bits of precision

• Supports signed or unsigned input data widths, from 4 to 32 bits wide

• User-selectable output precision via rounding and saturation

• Automatic Recognition of Symmetrical, Non-Symmetrical and Anti-Symmetrical Filters

  • Automatic interpolation and decimation filters

• Provides resource estimates dynamically

• Creates MATLAB, Simulink, VHDL, and Verilog HDL simulation models

• Includes an impulse, step function, and random input testbed

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기