



Here is a "PLDWorld.com" ...  
<http://www.PLDWorld.com>

2000 5 LeonardoSpectrum FPGA  
 Express synthesis  
 MAX+PLUS II BASELINE 가 PLD  
  
 E+MAX MAX+PLUS II BASELINE  
 (PLD)  
 E+MAX MAX+PLUS II BASELINE 가 가  
 1

**1. E+MAX & MAX+PLUS II BASELINE**

	<b>E+MAX Version 9.5</b>	<b>MAX+PLUS II BASELINE Version 9.6 (1)</b>
	<ul style="list-style-type: none"> <li>MAX 7000 device family (including MAX 7000A, MAX 7000AE, MAX 7000B, MAX 7000E, and MAX 7000S)</li> <li>MAX 3000A device family</li> </ul>	<ul style="list-style-type: none"> <li>ACEX 1K</li> <li>Entire FLEX 6000 device family (including FLEX 6000A)</li> <li>MAX 7000 device family (including MAX 7000A, MAX 7000AE, MAX 7000B, MAX 7000E, and MAX 7000S)</li> <li>MAX 3000A device family</li> </ul>
	<ul style="list-style-type: none"> <li><b>Choice of Mentor Graphics LeonardoSpectrum or Synopsys FPGA Express synthesis software for VHDL and Verilog support</b></li> <li>Text-based design entry using Altera native <b>VHDL</b>, <b>Verilog</b>, or the Altera Hardware Description Language (AHDL)</li> <li>Schematic design entry</li> <li>Interfaces to popular EDA tools</li> <li>Floorplan editing</li> <li>Hierarchical design management</li> <li>Library of Parameterized Modules (LPM)</li> </ul>	<ul style="list-style-type: none"> <li><b>Choice of Mentor Graphics Leonardo Spectrum or Synopsys FPGA Express synthesis software for VHDL and Verilog support</b></li> <li>Text-based design entry using the Altera Hardware Description Language (AHDL)</li> <li>Schematic design entry</li> <li>Interfaces to popular EDA tools</li> <li>Floorplan editing</li> <li>Hierarchical design management</li> <li>Library of Parameterized Modules (LPM)</li> </ul>

Here is a "PLDWorld.com" ...  
<http://www.PLDWorld.com>

<b>1. E+MAX &amp; MAX+PLUS II BASELINE</b>		
	<b>E+MAX Version 9.5</b>	<b>MAX+PLUS II BASELINE Version 9.6 (1)</b>
	<ul style="list-style-type: none"> <li>• Logic synthesis and automatic fitting</li> <li>• Automatic error location in design files</li> </ul>	<ul style="list-style-type: none"> <li>• Logic synthesis and automatic fitting</li> <li>• Automatic error location in design files</li> </ul>
	<ul style="list-style-type: none"> <li>• Timing analysis</li> <li>• Functional simulation</li> <li>• Timing simulation</li> <li>• Waveform analysis</li> <li>• Creates output files for use with third-party simulators</li> </ul>	<ul style="list-style-type: none"> <li>• Timing analysis</li> <li>• Functional simulation</li> <li>• Timing simulation</li> <li>• Waveform analysis</li> <li>• Creates output files for use with third-party simulators</li> </ul>
	(2)	(2)
	<ul style="list-style-type: none"> <li>• OpenCore™ evaluation for Altera MegaCore™ megafunctions and megafunctions from AMPP<sup>SM</sup> partners</li> <li>• On-line help</li> </ul>	<ul style="list-style-type: none"> <li>• OpenCore™ evaluation for Altera MegaCore™ megafunctions and megafunctions from AMPP<sup>SM</sup> partners</li> <li>• On-line help</li> </ul>

**Note:**

1. MAX+PLUS II BASELINE EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K30E, EPM9320, EPM9320A, EPF8452A, EPF8282A, Classic™
2. MAX+PLUS II MAX+PLUS II stand-alone Stand-Alone Programmer (ASAP2) ASAP2  
<http://www.altera.co.kr/html/tools/asap2.html>

E+MAX 95/98      MAX+PLUS II BASELINE NT 4.0      stand-alone PC 가      TCI/IP      PC      MAX+PLUS II [read.me](#)

