Verilog vs. Other HDL Standards

• Verilog

  • “Give me a circuit whose output only changes when there is a low-to-high transition on a particular input. When the transition happens, make the output equal to the input until the next transition.”
  • Result: Verilog Synthesis provides a positive edge-triggered flipflop

• ABEL, PALASM, AHDL

  • “Give me a D-type flipflop.”
  • Result: ABEL, PALASM, AHDL synthesis provides a D-type flipflop. The sense of the clock depends on the synthesis tool.

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기