Compiler Directives

• `define - assigns a constant value

  • Example: `define SIZE 32
  • Difference between parameter:
    • parameter has global visibility
    • `define is visible locally to that macrofunction

• `include - includes entire contents of a Verilog source file

  • Example: `include test.v
    • test.v is a separate design file

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기