Project Simulation Recommendations

• Use built-in clock generator to create clock

• Use built-in count generator to create test pattern

• Use Functional Simulation to verify proper operation

• Use Timing Simulation to examine signal delay effects

• Use Compare function to verify output

• Use the dynamic link ( Find Node in Design File ) to go to source file to make any necessary corrections

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기