Project Timing Analysis
Timing Analyzer is a static timing analyzer
Three forms of timing analysis
- Registered Performance calculates fastest possible internal clock frequency
- Delay Matrix calculates combinatorial delays
- Setup/Hold Matrix calculates setup & hold times for device flip-flops
Source of delay path can be located in
- Design file
- Floorplan Editor