MegaWizard Manager Output
Selection of Output Files:
AHDL File
VHDL Component to Instantiate
Verilog Component to Instantiate
Automatically Generated
Symbol for Schematic
Include File
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â