PPT 슬라이드

VHDL - Basic Modeling Structure

ENTITY entity_name IS

generics

port declarations

END entity_name;

ARCHITECTURE arch_name OF entity_name IS

enumerated data types

internal signal declarations

component declarations

BEGIN

signal assignment statements

process statements

component instantiations

END arch_name;