Variable Assignment

Variable declaration

Variable assignment

Variable is assigned to a

Signal to synthesize to a

piece of hardware

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY var IS

PORT (a, b : IN STD_LOGIC;

y : OUT STD_LOGIC);

END var;

ARCHITECTURE logic OF var IS

BEGIN

PROCESS (a, b)

VARIABLE c : STD_LOGIC;

BEGIN c := a AND b;

y <= c;

END PROCESS;

END logic;

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기