Design Hierarchically - Multiple Design Files
VHDL hierarchical design requires Component Declarations and Component Instantiations
entity-architecture “top”
entity-architecture “mid_a”
entity-architecture “mid_b”
entity-architecture “bottom_a”
entity-architecture “bottom_b”