LAB6

Detect_Flag

Serial_data

Clock

VHDL State

Machine

• Design a state machine that will detect a pattern of “011011” from a serial data stream. When this pattern is detected set detect_flag output for one cycle.
• Check the completed design using Save & Check under the file -> project menu

이전 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기