Figure 2.2 Clock-to-Setup Path (Same Clock) with Timing Diagram