Figure 8.2 Circuit for Automatically Inferred Latch
Circuit for Automatically Inferred Latch