This software supports both functional and timing simulation of VHDL designs using the VSS simulator. This package also supports functional and timing simulation of Verilog designs. This chapter shows you how to prepare designs for simulation and how to use a test bench. It contains the folling sections:
