Figure 5.2 VHDL and Verilog Simulation Flow
VHDL and Verilog Simulation Flow