Figure 8.6 Circuit for Inferred Flip-flop