Figure 5.37 XC3000 VHDL/Verilog Tab
