Figure 5.47 XC4000 VHDL/Verilog Tab
