Figure 5.71 XC9500 VHDL/Verilog Tab
