Figure 3.16 Produce Timing Reports Dialog Box (FPGA)