Figure 3.27 FPGA Re-Entrant Route Dialog Box