Figure 5.27 Virtex VHDL/Verilog Tab