Figure 6.2 Verilog Language Assistant