Figure 6.7 Top-level Verilog File