Figure 6.8 Verilog File with Instantiated LogiBLOX Module