Figure 6.10 UCF File for Verilog Example