Figure 6.11 Top-level VHDL Example File