Figure D.1 Manipulation of Netlist and Constraint Files for FPGAs (Part 1)