Figure 4.3 Incorrect Port Design (Without Buffers)