Figure 5.7 Circuit Design for next Statement