Figure 5.10 Circuit for Using Multiple return Statements