Figure 7.12 D Flip-Flop with Asynchronous Reset