Figure 7.15 D Flip-Flop with Synchronous Reset