Figure 7.24 Circuit with Three Inferred Flip-Flops