PPT ½½¶óÀ̵å
DFF Architecture
Clk
Rst
D
Q
- Sequential LogicÀ» À§ÇÑ Process ±¸¹®.
- if then else ±¸¹®.
- clockó¸® ±¸¹®.
library ieee;
use ieee.std_logic_1164.all;
entity DFF is
port (
D,Clk : in std_logic;
Rst : in std_logic;
Q : out std_logic
);
end entity DFF ;
architecture Behave of DFF is
begin process (Clk, Rst)
begin
if Rst = ¡®1¡¯ then
Q <= ¡®0¡¯ ;
elsif ( Clk¡¯event and Clk = ¡®1¡¯ ) then
Q <= D ;
end if ;
end process;
end Behave;
2
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â