PPT ½½¶óÀ̵å
Register ±¸¹®
library ieee;
use ieee.std_logic_1164.all;
entity reg8 is
port (
d : in std_logic_vector(7 downto 0);
rst : in std_logic;
clk : in std_logic;
q : out std_logic_vector(7 downto 0)
);
end reg8;
architecture Behave of reg8 is
begin process (clk,rst)
begin
if rst = ¡®1¡¯ then
q <= (others =>¡®0¡¯) ;
elsif ( clk¡¯event and clk = ¡®1¡¯ ) then
q <= d ;
end if ;
end process;
end Behave;
Clk
Rst
D
Q
8
8
- Basic Register ±¸¹®
Reg8
6
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â