Figure 4.6 VHDL and Verilog Simulation Flow
VHDL and Verilog Simulation Flow