Figure 4.16 Registered Output Module With Tristate

Registered Output Module With Tristate figures/outregtr.gif