Figure 3.2 Output Register Inferred