Figure 17.5 Verilog User-Controlled Inverted GR
Verilog User-Controlled Inverted GR