Figure 18.1 NGD2VHDL Design Flow