Figure 4.29 Typical Serial-in/Parallel-out Right Shift Register