Figure 8.48 OR Gate Representations