Figure 10.28 XOR Gate Representations