Figure 8.49 Xilinx Design Manager