Figure 5.3 Circuits for Adding Operators