Figure 8.1 Circuit for Latch Inference